Check out RSS, or use RSS reader to subscribe this item
Confirmation
Authentication email has already been sent, please check your email box: and activate it as soon as possible.
You can login to My Profile and manage your email alerts.
Sponsored by the Center for Science and Technology Development of the Ministry of Education
Supervised by Ministry of Education of the People's Republic of China
Floorplan is an very important step in the physical design of VLSI circuits. It is the rectangular packing problem: Given a set of rectangular modules, place them non-overlapping on a plane within a rectangle of minimum area. Since the variety of packing is uncountable infinite, the key issue is to find the optimal solution in the finite solution space. It is hard to be solved exactly in practical applications. An approach is presented to improve the area utilization based on B*-tree. The simulated annealing is embedded into the tabu search for floorplan. Experimental results show that our approach can improve the area utilization in short time.